Lead Verification Engineer, System IP (RTL/UVM)

ARM LIMITED is seeking verification engineers to own unit verification across all design and verification phases. You will lead verification, build and optimize testbenches, and ensure coverage closure while collaborating with RTL teams.

You will design SystemVerilog/UVM based verification IP, improve testbenches for performance and quality, and mentor junior engineers to deliver on-time, high-quality ASIC products.